This survey describes some of the main optimization problems arising in the context of production planning for the assembly of printed circuit boards. The discussion is structured around a hierarchical decomposition of the planning process into distinct optimization subproblems, addressing issues such as the assignment of board types to machine groups, the allocation of component feeders to individual machines, the determination of optimal production sequences, etc. The paper reviews the literature on this topic with an emphasis on the most recent developments, on the fundamental structure of the mathematical models and on the relation between these models and some`environmental' variables such as the layout of the shop or the product mix.
Introduction, facts and¯gures
The assembly of printed circuit boards (PCBs) has generated a huge amount of industrial activity over the last 20 years. PCBs are consumed as inputs by three major industrial sectors: computers, telecommunications and consumer electronics represented 72.5% of the total consumption in 1998 (Nakahara [47] ). Although it seems di±cult to gather precise¯gures, Nakahara [47] indicates that world PCB production grew by¯ve percent in 1998, to a total value of roughly $35 billion. The top 15 countries accounted for 92% of this worth, with Japan and the U.S.A. producing more than¯fty percent of the total output.
Over the years, PCB production has evolved from a labor-intensive activity to a highly automated one, characterized by steady innovations at the level of design and manufacturing processes. Nowadays, programmed automation has gained the upper-hand in assembly operations. In their description of benchmark PCB assembly factories, Mody, Suri and Tatikonda [44] estimate that, in industrialized countries, a typical shop features 25 to 30 machines, for a total equipment value exceeding $1.5 million.
These sophisticated machines perform a large number of high speed, high precision assembly operations requiring various tools and components. Some operating features of the Fuji CPII placement machines are mentioned for instance by Bard, Clayton and Feo [13] (see Section 2 and Figure 1 for the terminology): turret rotation speed of 1 station per 0.15 seconds; table movement speed of 20 mm per 0.15 seconds; feeder carrier speed of 1 slot per 0.15 second; duration of picking or placement actions: 0.10 seconds; placement rate of over 12,000 components per hour; error rate of less than 1 in 10,000.
The competition faced by PCB manufacturers creates a need for production e±ciency which is achieved { depending on the speci¯c market { by assembling either a few product types in large volumes or a large variety of products in small volumes. Jain, Johnson and Safai [33] compared three of Hewlett-Packard's production sites and describe production characteristics ranging from low mix (less than 20 board types) high volume operation (batches of more than 100 units) to high mix (150 board types) low volume operation (batches of 10 to 25 boards). A detailed discussion of manufacturing°exibility in PCB assembly is provided by Suarez, Cusumano and Fine [54] , who mention a plant producing only two board models and another one producing more than 2,000 di®erent models! The plant studied by Feo, Bard and Holland [25] assembles 20,000 to 80,000 boards per month, but Mody, Suri and Tatikonda [44] consider an output of 40,000 boards per year to be more typical.
All the above features interfere with numerous constraints and con°icting managerial objectives to pose challenging production planning problems. In fact, in the conclusions of their study, Mody, Suri and Tatikonda [44] point out that PCB manufacturers, both in less developed countries and in newly industrialized countries, will need (among other factors) to increase process e±ciency and to master production planning and control in order to improve their competitive situation.
In order to cope e®ectively with such requirements, decision support systems based on specialized planning and scheduling models may prove a major asset for PCB producers. Many researchers have investigated such models for PCB assembly and have published numerous papers on this topic in the operations research, industrial engineering and production management literature. We are going to review some of this literature, with an emphasis on the most recent developments, on the fundamental structure of the mathematical models and on the relation between these models and some`environmental' variables such as the layout of the shop or the product mix, with the hope and ambition to provide useful guidance to the reader. For complementary viewpoints or additional information, we refer the reader to excellent previous surveys by McGinnis et al. [44] or Ahmadi [2] . Extensive bibliographic references can also be found on several Internet sites: http://www.math.unimaas.nl/personal/fritss/home1.htm (Crama, van de Klundert and Spieksma), http://www.chancerobinson.com (Robinson) and http://www.eas.asu.edu/»masmlab/ (Fowler and Runger).
Generic assembly process
Before discussing the fundamental issues involved in the PCB production planning process, it is necessary to give a description of the generic steps involved in the assembly of a printed circuit board.
For our purpose, PCB assembly consists in placing (inserting, mounting) a number of electronic components of prespeci¯ed types at prespeci¯ed locations on a bare board. Several hundred components of a few distinct types (resistors, capacitors, transistors, integrated circuits, etc.) may be placed on each board.
An automated PCB shop involves several computerized machines (or workstations), possibly with di®erent characteristics, which take care of the assembly operations (see e.g. Feo, Bard and Holland [25] for a pictorial representation of such a shop). The stations may be linked by a material handling system which allows for some°exibility in routing the boards through the shop. In this case, we will say that the shop is a°exible or decoupled cell. Most often, however, the machines are laid out into distinct assembly lines, or coupled systems, and a conveyor connects the machines within each line.
As already mentioned, the placement machines may be of various types. From the point of view of the operations researcher, this is somewhat unfortunate, since the technological characteristics of the equipment in°uences the nature of some of the planning problems to be solved and the formulation of the associated models. We will have opportunities to return to this point. For the time being, let us settle for a generic description of the placement machines (see e.g. McGinnis et al. [43] or Egbelu, Wu and Pilgaonkar [24] for more details).
Each machine essentially consists of a worktable, a feeder carrier (or magazine, or rack) and a pick-and-place device (see Figure 1 for an example). The worktable holds the PCB during the placement operations. Depending on the machine, the table can either be stationary or mobile in the X ¡Y plane. The components to be placed on the PCB are released by component feeders which have to be loaded into the slots of the carrier prior to production. Usually, the carrier can move by translation along an X-axis. Finally, the pick-and-place device allows to retrieve each component from the appropriate feeder and to place it on the board. Very di®erent designs and operating modes exist for the pick-and-place device. Sometimes, it can only move in the Y ¡ Z plane (see e.g. Leon and Peters [39] ). In other cases, it features 12 workheads arranged circularly on a turret: in each pick-and-place operation, head 0 picks a component while head 6 places another one; thereafter, the device rotates by 30 degrees and a similar operation is repeated (see Figure 1 from Bard, Clayton and Feo [13] , Crama et al. [19] ). Yet other types of designs are described by Ball and Magazine [11] , Ahmadi, Grotzinger and Johnson [4] , LeipÄ alÄ a and Nevalainen [38] , Crama et al. [20] , van Laarhoven and Zijm [36] , Francis et al. [27] , etc.
McGinnis et al. [43] use the term machine cycle to designate a series of consecutive operations beginning with a component retrieval, ending with a component placement and consisting of only one retrieval and one placement. This allows to classify placement machines into two major categories: sequential machines are those for which each machine cycle involves exactly one component (the same component is gripped and immediately placed) while concurrent machines are those for which each cycle involves the retrieval of one component and the placement of a previously retrieved component (concurrent machines may perform several operations simultaneously). The Fuji CP machine illustrated in Figure 1 is a concurrent 
Planning hierarchy
Production planning decisions are frequently formulated in a hierarchical framework where they decompose into long term (strategic), medium term (tactical) and short term (operational) issues. There remains quite a lot of freedom, however, as to the`best' decomposition to be used in a given situation. The answer to this question depends, among others, on ² characteristics of the product mix (diversity of PCB types, batch sizes, etc.), ² characteristics of the equipment (layout, number of machines, details of the operating mode, etc.), ² managerial policy regarding for instance the frequency of setups or the willingness to redesign the lines on a regular basis.
See e.g. Feo, Bard and Holland [25] for a global vantage point on the planning process. It should be noted that very similar issues come up in the management of°exible manufacturing systems; see e.g. Stecke [51] and a comparison of PCB and FMS environments in Ammons, Lofgren and McGinnis [7] .
In this paper, we consider the long term decisions to be given and we concentrate on tactical and operational decisions. In particular, we assume the demand mix and the shop layout to be¯xed exogenously. Under these conditions, the production planning process must (at least) address the following list of subproblems SP1 to SP8. It must determine:
SP1. an assignment of PCB types to product families and to machine groups (cells or lines); SP2. an allocation of component feeders to machines; SP3. for each PCB type, a partition of the set of component locations on this board type, indicating which components are going to be placed by each machine;
SP4. for each machine group, a sequence of the PCB types, indicating in which order the board types will be produced on these machines; SP5. for each machine, the location of feeders on the carrier; Observe that problem SP1 is posed at the level of the whole assembly shop and involves all products to be assembled, SP2{SP4 usually arise for each product family at the level of assembly lines or cells, and SP5{SP8 deal with individual machines.
Decisions SP1{SP8 must be made in such a way as to optimize some criterion of production performance. The criterion which is most commonly considered in the literature is makespan minimization or, in the context of repetititve assembly, cycle time minimization. Other criteria may also be of importance, but are less frequently tackled; for instance, van Zante-de Fokkert and de Kok [58] formulate a variant of SP1 with the objective to minimize the sum of assembly, setup and inventory holding costs.
The above list of decisions covers a wide variety of situations. In any speci¯c one, however, some of the subproblems may become vacuous. For instance, it is quite common to assume that only one feeder is available for each type of component (due to the inventory costs of components). In such a case, subproblems SP3 and SP7 vanish altogether: indeed, subproblem SP3 only arises when a same feeder type is loaded on several machines and subproblem SP7 only arises when a same feeder type is loaded in several slots of a machine.
On the other hand, a host of operational details may encumber the description of the fundamental planning decisions and are frequently omitted in the literature. Some of these details could easily be taken into account, as they only a®ect the value of certain parameters of the models (for instance, the speed of the pick and place device may depend on the type of the components that it carries). Others, however, may have a signi¯cant impact on the formulation and on the complexity of the optimization models (for instance, long translations of the feeder carrier are to be avoided, as they are responsible for additional shocks and wear of the carrier; some feeders may occupy more than one slot on the carrier; etc.).
All in all, however, the major di±culty with the list SP1{SP8 is that all its subproblems are tightly intertwined. This fact has been underlined by virtually all researchers in the¯eld (see e.g. Ahmadi [2] ). Not only does the formulation of any subproblem heavily depend on the solution computed for problems of higher level, but it also depends, in a very signi¯cant way, on the solution of problems of lower level. This is true, of course, of any hierarchical decomposition scheme, but appears to be especially troublesome in the present case. As a consequence, several authors have adopted solution procedures which iterate between subproblems, rather than onepass procedures through the list of decisions.
In this survey, for the ease of exposition, we are going to tackle problems SP1 to SP8 in reverse order, starting from detailed scheduling questions to¯nish with the more encompassing (and arguably, more crucial) tactical questions. Thus, we are successively going to consider single machine single product problems (Section 4), then single machine multi-product problems (Section 5), before we turn to the more realistic multi-machine, multi-product environment and a discussion of issues surrounding setup decisions (Section 6).
Single machine, single board type problems
Let us¯rst consider the case where a single PCB type must be repeatedly assembled on a single machine, with the objective of makespan (or cycle time) minimization. In this case, the only subproblems to be solved are: SP5. feeder location; SP6. placement sequencing; SP7. component retrieval; SP8. motion control.
Van Laarhoven and Zijm [36] emphasize the fact that the latter decisions (as opposed to other planning and scheduling decisions) are directly relevant to the production preparation function, which leads to the speci¯cation of the numerical control programs guiding the assembly operations for each particular PCB.
Let us now discuss each of these problems in turn, starting at the`bottom' of the hierarchy.
Motion control (SP8)
Suppose that feeder locations have been determined, that a component placement sequence is given and that it is known for each location where the component to be placed must be retrieved from (that is, a component retrieval plan is known). In this situation, there may still remain one decision left to make: for placement machines that feature a pick-and-place device that can move in the X ¡ Y plane, as well as a rack and a table that can move in the X-direction, one must determine where the device meets the rack (resp. the board) to pick (resp. to place) the appropriate components. Greedy approaches that avoid waiting times for the pick-and-place device are suggested in Su et al. [53] and Wang et al. [62] . These studies also demonstrate the potential makespan gain when allowing non-static pick and place points versus static ones and try to compute placement sequences and feeder locations (see Subsection 4.3) that minimize makespan.
Component retrieval (SP7)
Assume now that feeder locations and a component placement sequence have been determined. If several component feeders of a same type have been assigned to more than one carrier slot, it becomes necessary to decide from which feeder each component should be retrieved. Of course, di®erent decisions for a speci¯c component may result in di®erent assembly makespans for the board. This issue is raised by Bard, Clayton and Feo [13] for the Fuji CPII machine (see Figure 1 ) and is further investigated by Crama, Flippo, van de Klundert and Spieksma [18] . It is also brie°y mentioned by Ahmadi et al. [3] . The complexity of the component retrieval problem depends very much on the modus operandi of the placement machines. For most sequential machines, it can be modelled and solved as a shortest path problem. The same holds true for the Fuji CPII machine if the start of a pick activity coincides with the start of a place activity. However, the problem becomes much less trivial when we lift this (restrictive) assumption. Crama et al. [18] show that the problem can still be solved in polynomial time by dynamic programming, but that a slight generalization is already NP-hard.
Feeder location and placement sequencing (SP5 and SP6)
Starting with Drezner and Nof [23] , numerous researchers have investigated the joint problem of feeder location and placement sequencing. Let us sketch a formulation of this problem. We let n denote the number of components to be placed, f (i) denote the feeder delivering component i (i = 1; : : : ; n) and C denote the number of slots available in the rack. The 0{1 decision variables are
i® component j is placed directly after component i (i; j = 1; : : : ; n) y f (i);s = 1 i® a feeder for component i is stored in slot s (i = 1; : : : ; n; s = 1; : : : ; C):
Using these variables we can write down the following model:
s.t. x describes a Hamiltonian path,
y describes a feasible assignment,
where c ijs denotes the time elapsed between placing component i and placing component j when the feeder f (j) is stored in slot s. For any¯xed assignment of feeders to carrier slots, the placement sequencing problem is (essentially) a traveling salesman problem or shortest Hamiltonian path problem. It is easy to understand, however, that the`distance' or travel time between successive placements is in°uenced by the location of the feeders, since a`pick' operation takes place between successive insertions. Conversely, given any sequence of placement operations, the feeder location problem displays the structure of a linear (or, for some types of machines, quadratic) assignment problem, where the`cost' of assigning a feeder to a particular slot depends on the movements to be performed to and from this slot. Alternatively, the feeder location problem can also be modelled as a facility location problem. These observations motivate a popular algorithmic approach which consists in tackling both problems simultaneously by iterating between (heuristic) solutions of the feeder location problem and the placement sequencing problem. This approach was initiated (in another manufacturing framework) by Walas and Askin [61] and was also used by LeipÄ alÄ a and Nevalainen [38] or by Broad et al. [14] for PANASERT machines, by Crama et al. [20] for CSM-60 placement machines, by Egbelu, Wu and Pilgaonkar [24] , Foulds and Hamacher [26] , Leon and Peters [39] , Moyer and Gupta [46] , etc.
In order to conduct a¯ner analysis of the theoretical properties of the models, some authors have rather elected to focus on one of the two subproblems: they explicitly assume to have a solution of one of the two problems and investigate the properties of the second one. Ahmadi et al. [3] , for instance, consider the feeder location problem for the DYNAPERT placement machine, given a component placement sequence (the placement sequence could arise in the course of the iterative procedures mentioned above, or could be obtained by simple traveling salesman heuristics like those described by Gaboune, Laporte and Soumis [28] ). They show that, in their setting, the feeder location problem is NP-hard and they provide an approximation algorithm with worst-case ratio 3 2 . Bard et al. [13] address a similar problem for the Fuji CPII. They propose a quadratic integer programming formulation which they attack by Lagrangian relaxation techniques. Moyer and Gupta [45] or Dikos et al. [22] also treat the component placement sequence as an input.
Conversely, Drezner and Nof [23] , Ball and Magazine [11] or van Laarhoven and Zijm [36] assume that the feeder location problem has been computed¯rst (by solving a linear assignment model in which the total placement time of all the components retrieved from a given feeder is roughly approximated). For known feeder locations, the placement sequence problem can then be tackled in a second phase.
Notice that, even for¯xed feeder locations, modelling the elapsed time between two successive placements may not be entirely straightforward. Independently of the physical distance between such successive placements, the elapsed time is clearly limited from below by the time required to carry out a series of unavoidable operations (e.g., for Fuji CP machines: pick a component, rotate the turret by 30 degrees, move the feeder carrier, and so on). This gives rise to so-called`free' movements, whose execution time is`masked' by the execution time of unavoidable operations. For concurrent machines, in particular, this results in complex`distance metrics' in the formulations of the placement sequencing problem, but also raises opportunities for improved sequencing. These aspects are discussed by Ahmadi et al. [3] , Ahmadi, Grotzinger and Johnson [4] , Bard, Clayton and Feo [13] , Crama et al. [19] , Egbelu, Wu and Pilgaonkar [24] , Grotzinger [30] , etc.
In simpler cases, the special structure of the distance metrics can sometimes be exploited to derive tailor-made heuristics (see Ball and Magazine [11] , Francis et al. [27] , etc.). Vicziµ an [59] shows that the algorithm proposed in [27] has worst-case ratio equal to 3 2 . Van Laarhoven and Zijm [36] use a simulated annealing heuristic to compute a near-optimal placement sequence.
Finally, observe that, if several feeders of a same type have been assigned to the machine, then the formulation of the placement sequencing problem becomes somewhat tricky. Indeed, the`distance' between successive placements is now in°uenced by the solution of the component retrieval subproblem : : : which we solved (in Section 4.2) under the assumption that the component placement sequence was known ! To get around this di±culty, Crama et al. [19] solve the placement sequencing subproblem by an exchange heuristic in which the component retrieval plan is kept¯xed over a number of successive iterations and reoptimized once in a while.
Single machine, multiple board type problems
As we will see below, a placement machine may frequently be setup for a family of boards (family setup, see Section 6), rather than for a unique board type. In such a case, the feeder location problem must be solved simultaneously for all boards in the family, as opposed to placement sequencing which can be solved anew, and independently, for each board type. Thus, there arises an obvious asymmetry between the two subproblems and some of the approaches mentioned in the previous section may become less manageable.
In this multiple-board setting, the feeder location problem can be viewed as follows: we want to minimize makespan(') s.t. ' is a feasible feeder assignment;
where makespan(') is a very complex function of the assignment ', since it depends on the solution of the placement sequencing problem for all boards in the family. The literature on this problem is extremely scarce. As in the single-board version, it is possible to use iterative heuristics which alternate between the computation of tentative feeder assignments and of placement sequences for all board types. This approach is described in McGinnis et al. [43] and in Leon and Peters [39] . Notice, however, that it may involve the solution of a large number of traveling salesman problems. For instance, with 3 machines and 9 board types (as in [19] ), 27 traveling salesman problems must be solved for each feeder assignement. If local search is used in order to improve the location of feeders, then the number of TSP instances may grow very large. In order to reduce the computational burden of the procedure, Crama at al. [19] suggest to rely on a very fast approximation of the objective function makespan('), which can be used for optimizing feeder locations by local search. In their experiments, the approximation accelerates the search and proves quite accurate.
Dikos et al. [22] develop a genetic algorithm for the feeder location problem with multiple board types, under the assumption that placement sequences are known in advance.
There does not seem to be much more work on the multi-board version of the feeder location and placement sequencing problems: in view of the practical relevance of these problems, there is here ample opportunity for further research.
Multiple machines: setup policies
When more than one board type is to be produced over the planning horizon, a policy has to be adopted regarding the conditions under which new feeder setups can be performed. A feeder setup may a®ect the allocation of component feeders to the machines as well as the location of feeders on the carriers (cf. problems SP2 and SP5 in Section 3). Observe however that, because of interdependencies between the various subproblems, setup policy actually encompasses a broader set of issues, partially re°ected in problems SP1{SP5. The practical importance of setup policies cannot be overestimated: Jain, Johnson and Safai [33] mention for instance that, at some Hewlett-Packard shops, over 50% of the production time is spent in setups.
Several types of setup policies have been identi¯ed in the PCB literature (see e.g. Ammons et al. [8] , Balakrishnan and Vanderbeck [10] , Jain, Johnson and Safai [33] , McGinnis et al. [43] , Leon and Peters [39] , etc. Notice that similar distinctions have also been established in the literature on tool management for°exible manufacturing systems; see e.g. Crama [17] , Gray, Seidmann and Stecke [29] , Sodhi, Agnetis and Askin [50] , Stecke and Kim [52] ). For a given family of board types to be produced over the planning horizon, a possible typology of setup policies goes as follows: a) tear-down setups [33] (also called single unique setup [43] or complete setup [10] ): between the assembly of successive board types, all feeders are removed and a new setup is performed; b) partial setups [10, 39] : the removal and replacement of feeders is allowed between successive board types; there are several variants of this idea, to be discussed in Section 6.3; c) family setups [43] : no feeder setup is allowed between successive boards in the family; thus, the assembly line (or cell) must have su±cient carrier capacity to accommodate all the feeders required by the family.
Ammons et al. [8] provide a nice review of setup policies in connection with machine grouping, product grouping and component allocation issues. We would like to emphasize here that the setup policy adopted by a plant is, to a large extent, in°uenced by its product mix (which we assumed earlier to be exogenously given). In the sequel, we will re¯ne the formulation of problems SP1{SP8 under di®erent setup hypotheses.
For the ease of exposition, we start the discussion with the most clear-cut situations, i.e. tear-down policy (Section 6.1) and family setups (Section 6.2), and we¯nish with the more complex case of partial setups (Section 6.3).
Tear-down policy
Consider¯rst the tear-down policy. This policy appears to be most adequate when the product mix displays a small variety of PCB types, assembled in relatively large batches. In this case, the high setup times incurred under the tear-down policy can be o®set by the productivity gains resulting from customized feeder allocation and location decisions.
Under the tear-down policy, most of the planning hierarchy collapses to a collection of simpler questions bearing on a single board type. Essentially, the tear-down policy reduces the planning problem to a single board multiple machine situation. For instance, the issue of PCB sequencing (SP4) vanishes and the feeder location problem (SP5) is solved anew for each PCB type.
The major remaining decisions concern the allocation of feeders and of placement operations to machines, i.e. SP2 and SP3. For an assembly line, the most appropriate model formulation requires to allocate the feeders and the operations so as to minimize (an estimate of) the workload of the bottleneck machine. Such models have been used, for instance, by Crama, Kolen, Oerlemans and Spieksma [20] or van Laarhoven and Zijm [36] for a single PCB type, i.e. in a tear-down policy framework. We will come back to such models in the next section, for multiple board types. Once these problems have been solved, the remaining problems (feeder location, placement sequencing and component retrieval (subproblems SP5{SP8) are single machine problems that have already been discussed in Section 4.
Family setups
Family setups appear adequate when there is a high (to medium) variety of PCB types, assembled in small (to medium) batches. Indeed, in such situations, the assembly time to be gained from improved feeder allocation/location for each individual board type may not compensate for additional setup time. Some plant managers also prefer to avoid frequent setups which may easily lead to human errors, and thus, to quality and/or productivity losses.
In practice, family setups may actually arise in (at least) two di®erent frameworks. In both cases, we may assume that, prior to the start of the planning horizon, the PCBs to be produced over the given horizon have been partitioned into families (possibly, a unique family). Then, ² either each family is assigned to a distinct group of machines (assembly line or workcell) and each group is setup once for the assembly of the whole family;
² or the families are successively produced on the same line (or in the same workcell) and a new setup is performed before the production of each family.
According to the typology presented above, the second situation should be classi¯ed in the category of`partial setups', but it shares in fact all the characteristics of family setups. In particular, the question that naturally arises in both cases is (cf. SP1): how to assign PCB types to product families and { in the¯rst case { to machine groups ?
Assignment of PCB types to product families and to machine groups (SP1)
Assigning PCB types to product families is a decision very much akin to those considered in the group technology (GT) literature on`cell formation' or in the FMS literature on`job grouping' (see e.g. [15, 17, 51, 56] ). In the GT framework, products are grouped by a clustering algorithm based on component commonality between boards. The`capacity' of the feeder carriers is not directly taken into account by classical clustering procedures, which must therefore be adapted in an ad hoc fashion; see e.g. Shtub and Maimon [48] for an illustration.
The FMS job grouping model, on the other hand, explicitly takes the carrier capacity into account. In its best known version, the objective function of this problem attempts to minimize the number of families to be formed. This model has been extensively studied, both from a computational and from a theoretical point of view (see Tang and Denardo [56] , Crama, Oerlemans and Spieksma [21] and the survey in Crama [17] ). It provides a reasonable proxy of the makespan minimization problem when all the families have to be produced on a single line of machines and when the setup time strongly dominates the assembly time.
By contrast, in the multi-line (or multi-cell) setting, the number of machine groups is¯xed a priori. Hence, a more adequate formulation of SP1 concentrates on the allocation of product types to machine groups so as to minimize the workload of the most heavily loaded machine group (here, a product family is de¯ned as the collection of PCB types assigned to a same machine group). The resulting model is akin to bin packing or parallel machine scheduling models. In order to formulate SP1 as an integer programming problem, let i = 1; : : : ; I denote the available machine groups, let k = 1; : : : ; K denote PCB types, let j = 1; : : : ; J denote the feeders to be used, let a ik be the estimated assembly time for all boards of type k on machine group i, let N i be the total (aggregated) capacity of all feeder carriers of the machines in group i and let ± jk be a 0{1 parameter which takes value 1 if PCB type k requires feeder j and value 0 otherwise. The 0{1 decision variables are: (4) s.t.
± jk y ik · z ij for all i; j; k;
y ik 2 f0; 1g for all i; k;
z ij 2 f0; 1g for all i; j:
A distinguishing feature of the above model is that the machine groups are viewed as completely decoupled (each product type is processed by exactly one group { see constraint (5)), in agreement with the layout and the organization of many assembly shops. Moreover, the model di®ers from feeder allocation (SP2) or feeder location (SP5) models since it assigns feeders to groups of machines, rather than to individual machines or individual slots, and since it treats feeder capacity at an aggregated level only (constraint (6)).
This type of integer programming model has not been widely studied in the literature. Hillier and Brandeau [32] propose a model (BIP4) which is very similar to (4){(9), except that its objective is to minimize total assembly cost (or time) rather than to balance the workload. They develop an exact algorithm and a heuristic based on Lagrangian relaxation. In a more general model (where partial setups are allowed), Balakrishnan and Vanderbeck [10] propose to minimize the setup cost, but add an upper-bound on the allowed workload per machine group (so, when restricted to family setups, their model is essentially equivalent to (4){(9); see Section 6.3 for more details). They attack this model by column generation techniques. Finally, it should be noted that model (4){(9) shares very obvious similarities with some of the integer programming models proposed for the job grouping problem in the FMS literature (see e.g. Crama, Oerlemans and Spieksma [21] ).
A di±culty with the above model is that the total assembly time (a ik ) is very di±cult to estimate, since it depends in a complex way on the set of PCBs which are allocated to each machine group and thus, on the solution of remaining subproblems in the list SP1{SP8.
To proceed, let us now assume that there is a unique family of boards to be produced by an assembly line or cell (i.e., let us assume that the family formation problem has been solved) and let us turn to these remaining subproblems.
Feeder allocation for assembly lines (SP2 and SP3)
Consider a single assembly line which is to be set up (once) for the production of a family of PCB types, say types 1; : : : ; K. In this setting, it is usually assumed that production takes place in batch mode, where each batch consists of d k boards of type k = 1; : : : ; K. Provided all batch sizes are moderately large, this implies that the issue of PCB sequencing (SP4) can be disregarded altogether, as it will not a®ect performance in a signi¯cant way. The remaining issues to be addressed concern the feeder allocation problem (SP2) and, if relevant, the auxiliary problem SP3 (recall that SP3 only arises if feeders containing a same component type have been assigned to several machines). Then, once SP2 and SP3 have been solved, the planning problem is reduced to a collection of single machine single board subproblems (one for each machine in the line), as in Section 4.
McGinnis et al. [43] suggest that, for SP2{SP3, the most appropriate objective function consists in minimizing the sum over all board types of the makespans of these board types on their bottleneck machines. Of course, di®erent types of PCBs, and therefore di®erent batches, may have di®erent bottleneck machines. For simplicity, let us restrict our attention to the feeder allocation problem (SP2) by assuming that each component feeder can only be used once. Let t km (x) denote the assembly time of a board of type k on machine m induced by some feeder allocation x (k = 1; : : : ; K and m = 1; : : : ; M). With X denoting the set of feasible feeder allocations, the objective function may be speci¯ed as follows (compare with (4)):
Observe that setup times do not appear in (10) under the assumption of family setups. In order to write a more complete formulation, let (similarly to the previous section) j = 1; : : : ; J denote the feeders to be used, let p jkm be the estimated placement time by machine m of all components of type j on a board of type k, and let C m be the carrier capacity on machine m. The 0{1 decision variables are:
x jm = 1 if feeder j is set up on machine m for j = 1; : : : ; J , m = 1; : : : ; M, and a model for SP2 can be written as:
s.t.
x jm 2 f0; 1g for all j; m:
This model can be linearized by substituting new variables t k for the max-operators in the objective function (11) . This leads to:
The assembly times p jkm must be roughly estimated, since feeder allocation, feeder location and placement sequencing decisions will eventually interfere with each other to determine the exact assembly time of each board.
Ammons et al. [8] consider a slightly more general feeder allocation model than (15){(19) by allowing for multiple copies of each feeder type and for partial setups. They solve this mixed integer programming model by branch-and-bound. They mention, however, that (15) provides a poor approximation of the actual makespan when multiple board types are involved.
Crama, Flippo, van de Klundert and Spieksma [19] handle the same objective function and simultaneously solve the feeder allocation and location problems (SP2 and SP5) by local search. Using some of the ideas mentioned in Section 5, they can anticipate on the solution of the placement sequencing problem and are able to obtain close estimates of the actual makespan.
Lapierre, DeBargis and Soumis [37] consider an integer programming model similar to (15){ (19), but which explicitly incorporates feeder location decisions. They use Lagrangian relaxation techniques to solve it.
Lin and Tardif [40] consider the objective function (15) in a stochastic environment characterized by uncertain demand and machine breakdowns. They propose and solve a stochastic mixed-integer programming formulation of the problem.
Feeder allocation and production sequencing for°exible cells (SP2{SP4)
Consider now a°exible workcell which is to be set up for the assembly of a family of board types 1; : : : ; K. Contrary to the case of assembly lines, production can be assumed here to take place in mixed mode, with several types of PCBs circulating simultaneously in the cell. The PCB sequencing subproblem SP4 gains therefore more importance and must be taken into account in the formulation of the feeder allocation problem SP2 (here again, we assume for simplicity that each feeder type can be allocated to one machine only and that SP3 vanishes accordingly).
Integer programming models for SP2 have been proposed by several authors. In one of the earliest papers in this vein, Ammons, Lofgren and McGinnis [7] describe a bicriterion model which simultaneously attempts to achieve workload balance and to minimize the number of visits of each board to the machines. The second objective can be viewed as a proxy for material handling utilization and work-in-process, but also aims at reducing the complexity of the subsequent sequencing problem (SP4). Klincewicz and Rajan [34] (see also Rajan and Segal [49] ) formulate a very similar model in which workload balance is incorporated into the constraints rather than in the objective function. In order to state their model, denote the 0{1 decision variables by:
x jm = 1 if feeder type j is set up on machine m; y km = 1 if board type k must visit machine m:
Let d k denote the number of boards of type k, let p jm be the estimated placement time of all components of type j by machine m, let ± jk = 1 (resp. 0) if PCB type k requires (resp. does not require) feeder j and let T ¡ (resp. T + ) be a lower bound (resp. upper bound) on the total workload of each machine (i.e., on the makespan of the cell), for j = 1; : : : ; J, k = 1; : : : ; K, m = 1; : : : ; M. The model in [34] is:
± jk x jm · y km for all j; k; m;
x jm 2 f0; 1g for all j; m;
y km 2 f0; 1g for all k; m:
Klincewicz and Rajan [34] solve this model by a GRASP heuristic. Ammons, Lofgren and McGinnis [7] handle their bicriterion formulation by several heuristic procedures (of the bin packing type for workload balance and of the clustering type for the number of visits) which allow them to put more or less emphasis on each criterion. Another variant of SP2 is proposed by Askin, Dror and Vakharia [9] : their objective is to allocate feeders so as to minimize the maximum workload across machines and, simultaneously, to form`homogenous' groups of PCBs so as to equalize the assembly time of each PCB within a group. They propose ad hoc heuristics based on similarity measures for the solution of this problem.
Let us now turn to the sequencing subproblem (SP4). This question seems to have been addressed by very few authors. Askin, Dror and Vakharia [9] note that, in the framework of°exible cells, problem SP4 resembles the classical open shop scheduling model: given the allocation of feeders to machines (SP2), the assembly of each PCB of type k requires a list of operations (O k1 ; : : : ; O kJ k ), where O ki denotes the placement of component i by machine m i (where m i is the machine holding component i). The problem consists in de¯ning the start time of each operation so as to minimize the assembly makespan. Notice that the processing time of each operation O ki is not completely determined as long as the remaining subproblems SP5{SP8 have not been solved, but it can usually be reasonably approximated.
After having solved the feeder allocation problem as indicated above, Askin, Dror and Vakharia [9] construct a production schedule by applying specialized heuristics from the open shop literature. These heuristics make explcit use of the`homogenous' groups of PCBs formed in the¯rst phase.
Lofgren, McGinnis and Tovey [41] assume that the allocation of feeders to machines (SP2) is given. They focus on a single board type but consider a situation where preceedence constraints exist between the assembly operations to be performed on the boards. They attempt to determine a routing of the boards through the shop so as to minimize the number of visits to machines. They reformulate this problem as a linear ordering problem on a directed graph and they analyze the complexity and worst-case performance of approximation algorithms for this problem. They conjecture that, unless P = N P , there does not exist a polynomial time algorithm with¯nite worst case ratio for their model.
Ahmadi and Wurgaft [6] also assume that the allocation of feeders to machines is given and allow for precedence relations among operations, but they explicitly consider multiple PCB types. In order to synchronize the°ow of products in the assembly cell, they are interested in¯nding large subsets of PCBs for which the precedence relations form an acyclic digraph. Alternatively, they propose to determine the smallest number of operations to be replicated so as to remove all cycles from the precedence graph (replicating an operation is roughly equivalent to using multiple copies of a same feeder type; thus, this question is related, in its spirit, to subproblems SP2{SP3).
Partial setups
Let us turn,¯nally, to partial setup policies. As mentioned earlier, there exist numerous variants of these strategies, among which: b1) decompose and sequence [43] : for each PCB type, the feeders loaded on the machines are exactly those required by the bill-of-materials of this board type; between each pair of successive board types, only those changes are performed which are strictly needed; b2) some feeders remain permanently on the machines, the other ones are changed as required by the next PCB type to be produced; the decision as to which feeders are permanent or temporary is explicitly incorporated in the optimization process [8, 10] ; b3) some feeders are permanently assigned to the machines for reasons which are exogenous to the optimization models [35] ; b4) partition and repeat [16, 43] : a new feeder setup is performed after all board types have been partially processed by the machines; incomplete boards accumulate as work-in-process.
Being intermediate between tear-down and family setups, partial setups clearly provide the most°exibility and allow, in principle, for optimal reduction of the production makespan. The e±ciency trade-o® between family setups and (various types of) partial setups has been discussed, for instance, by Ammons et al. [8] , GÄ unther, Gronalt and Zeller [31] , Jain, Johnson and Safai [33] , Leon and Peters [39] , Maimon, Dar-El and Carmon [42] . More research is needed on this topic (as already mentioned by McGinnis et al. [43] ).
When partial setup is used, all subproblems SP1{SP8 become tightly interconnected. In particular, the sequence in which the di®erent types of boards are produced determines the feeders to be loaded and unloaded when a new setup is performed and thus, largely determines the setup time. So, it becomes even more di±cult to decouple product grouping, feeder allocation and board sequencing than in the case of family setups: an`optimal' assignment of products to machine groups is one for which there exists a sequence of board types entailing few feeder changeovers.
These remarks explain that, under the asumption of partial setups, several researchers have linked problems SP1{SP4 to tool switching models investigated in the FMS literature. For a single machine, a well-known tool switching model can be stated as follows: given a family of boards k = 1; : : : ; K, their respective bills-of-materials (described by the parameters ± jk , as in Section 6.2.1) and the feeder carrier capacity C, determine the sequence of boards and the corresponding allocation of feeder types to be loaded on the machines so as to minimize the total number of feeder changeovers. This model, which has close links to the decompose and sequence policy, was introduced in a seminal paper by Tang and Denardo [55] (see Crama [17] for a review of the literature on this model). Its connection with PCB assembly was observed by Bard [12] . Jain, Johnson and Safai [33] relied explicitly on this model for a case study on setup optimization at Hewlett-Packard.
When several machines are available for assembly, however, the overall objective of makespan minimization, including setup time and assembly time, must be taken into account (since assembly time is in°uenced by feeder allocation decisions). This objective is not adequately re°ected by tool switching models. Therefore, there arises a need for more general models. Such models are proposed by Balakrishnan and Vanderbeck [10] or Ammons et al. [8] .
Balakrishnan and Vanderbeck [10] describe a model for product assignment SP1. They postulate that component types are to be partitioned into two classes: permanent and temporary. Temporary feeders are loaded on the machines as needed and unloaded whenever a batch is completed. With the same generic notations as in Section 6.2.1, let the next board type. This is in contrast with the FMS tool switching model mentioned above, where feeders are assumed to remain on the machine if they are common to successive board types. Removing all feeders, however, allows to reoptimize their location between the production of successive batches (subproblem SP5; FMS tool swtching models do not take the location of feeders into accounts.)
Model (28){ (35) can be viewed as a generalization of (4){(9). Indeed, ruling out partial setups amounts to setting all variables v ijk to zero. Then, searching for the minimum feasible workload T in (29){(35) is equivalent to solving the family setup model (4){ (9) . On the other hand, when T is very large, model (28){(35) places the emphasis on setup minimization.
A related model is proposed by Ammons et al. [8] for the allocation of feeders to machines on an assembly line (SP2). These authors develop fast heuristics or use an LP-based branchand-bound code (MINTO) for the solution of their model.
The above-mentioned models use a rough approximation of the assembly time per board, denoted a ik . Leon and Peters [39] use instead an iterative procedure to obtain more accurate estimates.
Conclusions
In this paper,we have reviewed some of the literature on process planning for the optimization of PCB assembly. In our view, some of the most noticeable recent trends in this¯eld have been:
² the consideration of multiple board types in the solution of feeder location and placement sequencing models;
² the development of integer programming models and algorithms for product grouping and feeder allocation subproblems.
More research along these two lines is still needed. In particular, there seems to be a lack of techniques to determine the global quality of various solution methods. Indeed, in most practical situations, one needs to resort to heuristic (as opposed to exact) methods to deal with the size and complexity of the optimization problems that arise as part of the planning hierarchy SP1{ SP8 described in Section 3. However, few methods are able to give an indication of the global quality of the heuristic solutions produced, of the adequacy of di®erent models, or, for that matter, of the adequacy of the hierarchical decomposition itself.
Finally, one of the aims of this survey has been to facilitate the classi¯cation of problems and models found in the literature on PCB assembly. Unfortunately, access to this literature is oftentimes obscured by the fact that the description of the production environment involved and of the problems tackled is insu±ciently clear. In order to help readers¯nd their way in forthcoming research publications, we would like to advocate that all authors mention (at least) the following typology elements in their papers:
² shop layout (decoupled workcells, one assembly line, several assembly lines, etc.); ² characteristics of the product mix (high volume { low variety, low volume { high variety, etc.);
² setup policy (see Section 6);
² relevant characteristics of the placement machines (sequential, concurrent, etc.); ² decisions to be taken, according to the list SP1{SP8.
We believe that providing such information would improve communication between research teams and would foster new developments in the¯eld.
